

TEVION

CTV-7110S

MODEL

SERVICE MANUAL

Technische Unterlage

Schaltbild Abgleichanleitung

Chassis: 11 AK 53

TABLE OF CONTENTS

1.INTRODUCTION	1
2.TUNER Specification	1
3. IF/Audio&Video Switching/AD Converter PART (PNX3000(called as MPIF))	2
4.SOUND OUTPUT STAGE WITH TDA7480L	4
5.VERTICAL OUTPUT STAGE WITH TDA8177F&STV9379FA	4
6.VIDEO OUTPUT AMPLIFIER TDA6108JF	4
7.POWER SUPPLY Part	4
8.SERIAL ACCESS 64K EEPROM	5
9.Headphone amplifier Stage	5
10.SAW FILTER Specification	6
11.IC DESCRIPTIONS	6
12.1.TDA6108JF	7
12.1.1.General Description	7
12.1.2.Features	7
12.1.3.Pinning	7
14.3.PNX3000	8
14.3.1.General Description	9
14.3.2.Features	9
14.4.CS51033	13
14.4.1.General Description	13
14.4.2.Features	13
14.4.3.Pin Description	13
14.5.SDRAM 64MBIT	14
14.5.1.General Description	14
14.5.2.Features	14
14.5.3.Functional Block Diagram	Fehler! Textmarke nicht definiert.
14.5.4.Pin Description	14
14.6.FLASH 32MBIT	15
14.6.1.General Description	15
14.6.2.Features	15
14.6.3.Pin/Ball Descriptions	16
14.7.NE56610-29	18
14.7.1.General Description	18
14.7.2.Features	18
14.7.3.Pin Description	18
14.8.STS5PF30L	19
14.8.1.Description	19
14.8.2.Features	19
14.9.PNX300X	20
14.9.1.General Description of the Digital One Chip System	20
14.9.2.Features of the ADOC Processor	21
14.10.M24C64WBN6	26
14.10.1.Features	26
14.10.2.Description	26
14.11.TDA7480L	27
14.11.1.Description	27
14.11.2.Features	27
14.11.3.Pin Functions	27
14.12.LM7808	28
14.12.1.Description	28
14.12.2.Features	28
14.13.TDA8177F&STV9379FA	29
14.13.1.Description	29

14.13.2.Features	29
14.13.3.Pin connections	29
14.13.4.Block Diagram	29
14.15.MC44608	30
14.15.1.Description	30
14.15.2.General Features	30
14.15.3.Pin Connections	30
14.16.TCET1102G	32
14.16.1.Description	32
14.16.2.Applications	32
14.16.3.Features	32
14.17.TL431	33
14.17.1.Description	33
14.17.2.Features	33
14.17.3.Pin Configurations	33
14.18.TFMS5360.....	33
14.18.1.Description	33
14.18.2.Features	33
15.AK53 CHASSIS MANUAL ADJUSTMENTS PROCEDURE	34
15.1.PRELIMINARY.....	34
15.2.SYSTEM VOLTAGE ADJUSTMENTS.....	34
15.3.AFC ADJUSTMENTS	34
15.4.FOCUS ADJUSTMENTS	34
15.5.SCREEN ADJUSTMENTS	34
16.AK53 CHASSIS PRODUCTION SERVICE MODE ADJUSTMENTS	35
16.1.PRELIMINARY.....	35
16.2.H/V (HORIZONTAL AND VERTICAL GEOMETRY ALIGNMENTS).....	37
16.3.VIDEO ALIGNMENTS	42
16.4.SERVICE ALIGNMENTS	Fehler! Textmarke nicht definiert.
17.BLOCK DIAGRAM.....	46
18.CIRCUIT DIAGRAMS	47

1.INTRODUCTION

11AK53 is a 100Hz colour television DIGITAL ONE CHIP SYSTEM (DOC) capable of driving 28"4:3/16:9 SF/RF, 29"4:3 real flat, 32" 16:9 SF/RF, 33"4:3 and 34" 4:3 real flat picture tubes.

The chassis is capable of operation in PAL, SECAM, NTSC (playback) colour standards and multiple transmission standards as B/G, D/K, I/I', and L/L'.

Sound system output is supplying 2x10W (10%THD) for left and right outputs of 8ohm speakers.

TV supports the level 1.5 teletext standard. It is possible to decode transmissions including high graphical data.

The chassis is equipped with two full EuroScarts, one SCART for AV input/output, one front-AV input, one back-AV input, one headphone output, one SVHS input (via SCART and SVHS connector), two external speaker outputs (left and right), one audio line output.

2.TUNER SPECIFICATION

The hardware and software of the TV is suitable for tuners, supplied by different companies, which are selected from the Service Menu. These tuners can be combined VHF, UHF tuners suitable for CCIR systems B/G, H, L, L', I/I', and D/K. The tuning is available through the digitally controlled $\dot{f}$ C bus (PLL). Below you will find info on one of the Tuners in use.

General description of UV1316 MK3(Philips) /CTF55XX (Thomson):

UV1316 MK3(Philips) /CTF55XX (Thomson) tuners, which are designed to meet a wide range of applications are PLL tuners. It is a combined VHF, UHF tuner suitable for CCIR systems B/G, H, L, L', I and I'. The low IF output impedance has been designed for direct drive of a wide variety of SAW filters with sufficient suppression of triple transient.

Features of Tuner:


1. Those tuners are small sized UHF/VHF tuners
2. Systems CCIR: B/G, H, L, L', I and I'; OIRT: D/K
3. Digitally controlled (PLL) tuning via $\dot{f}$ C-bus
4. Off-air channels, S-cable channels and Hyperband
5. World standardized mechanical dimensions and world standard pinning
6. Compact size
7. Complies to "CENELEC EN55020" and "EN55013"

Pinning:

- | | | |
|--|---|-----------------------------|
| 1. Gain control voltage (AGC) | : | 4.0V, Max: 4.5V |
| 2. Tuning voltage | | |
| 3. I ² C-bus address select | : | Max: 5.5V |
| 4. I ² C-bus serial clock | : | Min:-0.3V, Max: 5.5V |
| 5. I ² C-bus serial data | : | Min:-0.3V, Max: 5.5V |
| 6. Not connected | | |
| 7. PLL supply voltage | : | 5.0V, Min: 4.75V, Max: 5.5V |
| 8. ADC input | | |
| 9. Tuner supply voltage* | : | 33V, Min: 30V, Max: 35V |
| 10. Symmetrical IF output 1 | | |
| 11. Symmetrical IF output 2 | | |

*33V is obtained from FBT of large signal board.

3.IF/AUDIO&VIDEO SWITCHING/AD CONVERTER PART (PNX3000(CALLED AS MPIF))



MPIF IC consists of following OVERALL blocks;

- (1)-Video/Audio switching
- (2)-IF processing
- (3)-A/D conversion for digital TV (DTV) processor (ADOC-PNX300X)

Main building blocks:

- _ Vision PLL-IF, auto-calibrated, selectable IF frequency, 4 selectable AGC time constants, built-in sound trap and selectable group delay. The demodulated CVBS signal is fed outside for use with SCART.
- _ Synthesizer mode, meant for downmixing of DTV signals to a suitable 2nd IF which can be handled by a digital DTV decoder. Using a suitable SAW filter at the input the synthesizer mode can also be used to downmix FM radio frequencies from the Tuner to a suitable 2nd IF frequency for the FM demodulator.
- _ Two Video IF inputs, selectable by internal switch to enable use of optimised SAW filters
- _ Sound QSS IF, demodulated 2nd SIF can be either from SIF input (QSS) or Video IF (intercarrier). The Sound IF also contains an AM demodulator for SECAM L/L'
- _ CVBS and Y/C crossbar switch, with 2 video outputs for further processing in the Digital TV Signal Processor after A/D conversion and 2 selectable video outputs which are available on output pins for external connections

_ Two YUV / RGB inputs, which can handle also YPrPb and sync on Y for DVD players Also 2Fh YUV / RGB signals can be handled by the A/D converters.

_ An audio stereo crossbar switch with two outputs (one stereo, one stereo or mono) for further processing in the processor after A/D conversion and three stereo outputs for external connections. Extra inputs are provided to enable also the selection of demodulated RF sound (mono, NICAM, 2CS) from the Digital TV Signal Processor for use on external connections.

_ Low pass filtering and A/D conversion. The audio and video sampling clocks use the same reference so it is possible to interleave video and audio data into one serial data stream.

_ For control, I 2 C control is built-in with a selectable address.

_ Auxiliary building blocks which perform some functions which have typical better performance in analogue design environment than in digital and are used by the Digital TV Signal Processor:

- Reference voltage for vertical deflection and audio ADC's
- Voltage to current conversion of the E/W


The set-up with an analogue and a digital part has the following advantages:

- _ High frequent parts (IF) can be included in the concept
- _ Less A/D and D/A converters needed for source switching
- _ Better performance for AD converters (realised in analogue design environment, more accurate, less tolerance)
- _ Critical items like reference voltages can be realised in the analogue environment

4.DIGITAL TV PROCESSOR (PNX300X (CALLED AS ADOC))

The DOC system serves the TV functionality for small signal processing of audio, video, VBI services, graphics and control. This chip implements all TV functions in digital technology. PNX300X is the digital TV processor which consists of;

- TV video processor
- TV deflection processor
- TV audio processor
- TV microcontroller




As it is shown in the below block diagram ADOC gets the digital signal which is converted by MPIF and processed in its own blocks and controls the overall system by I2C and the software programme is downloaded into a flash memory which tells microcontroller within ADOC about the software management and the output of ADOC turns into RGB, Main/Headphone audio right/left. Then RGB output of ADOC is processed into a RGB preamplifier circuit to get enough gain for the video output amplifier TDA6108JF (in CRT board)

Highlight points of ADOC:

(1)-Digital (I2D) data link is connected from MPIF to ADOC with a swing of about 300mV. The data rate is 594Mbit/s.

(2)-Only one crystal is used in overall system which is 13.5MHZ.

Functional block diagram of ADOC:



6.SOUND OUTPUT STAGE WITH TDA7480L

The TDA7480L is an audio class-D amplifier assembled in Power DIP package specially designed for high efficiency applications mainly for TV and Home Stereo sets.

Mute stand-by function of the audio amplifier can be described as the following; the pin 12 (MUTE/STAND-BY) controls the amplifier status by two different thresholds, referred to ground. When Vpin 12 voltage is lower than 0.7V the amplifier is in Stand-by mode and the final stage generators are off. When Vpin 12 is higher than 4V, the amplifier is in play mode.

The TDA7480L is a 10W+10W stereo sound amplifier with mute/stand-by facility. MUTE control signal coming from microcontroller (when it is at high level) activates the mute function. IC is muted when mute pin is at low level (pin12). MUTE pin can also be activated via an external pop-noise circuitry in order to eliminate pop noise when TV is turned off. Just after the TV is turned off, this circuit switches the IC to stand-by mode by pulling the mute pin voltage to ground.

7.VERTICAL OUTPUT STAGE WITH STV9379FA& TDA8177F

The IC STV9379FA& TDA8177F is the vertical deflection booster circuit. Two supply voltages, +14V and -14V are needed to scan the inputs VERT+ and VERT-, respectively. And a third supply voltage, +60V for the flyback limiting are needed. The vertical deflection coil is connected in series between the output and feedback to the input.

8.VIDEO OUTPUT AMPLIFIER TDA6108JF

The TDA6108JF includes three video output amplifiers is intended to drive the three cathodes of a color picture tube.

9.POWER SUPPLY PART

9.1. In Large signal board

The DC voltages required at various parts of the chassis are provided by an SMPS transformer controlled by the IC MC44608, which is designed for driving, controlling and protecting switching transistor of SMPS. The transformer generates 135V for FBT input, +/-14V for audio amplifier, 8V, 12V,

V8Stby (needed for step down converted for small signal board) and 5V supplies for other different parts of the chassis.

An optocoupler is used to control the regulation of line voltage and stand-by power consumption. There is a regulation circuit in secondary side. This circuit produces a control voltage according to the changes in 135V DC voltage, via an optocoupler (TCET 1102G) to pin3 of the IC.

During the switch on period of the transistor, energy is stored in the transformer. During the switch off period energy is fed to the load via secondary winding. By varying switch-on time of the power transistor, it controls each portion of energy transferred to the second side such that the output voltage remains nearly independent of load variations.

9.2. In Small signal board

V8Stby and +5V is switched by a discrete circuit to make power consumption effective.

- When supply switch port of ADOC IC is HIGH +5V → 3.3V via IC103 regulator
- When supply switch port of ADOC IC is LOW V8Stby → 3.3V via IC103 regulator

V8Stby is used to get +5V which is available in Stby.

9.3. Supply voltages available/not-available in stby, IC requirement, supply location

Supply	In Stby available?	Where?	For Which ?	NOTE
135V (B+)	NO	large signal board	FBT	depends on CRT
14V-A	NO	large signal board	IC401,IC402(Audio amplifier)	
(-)14V-A	NO	large signal board	IC401,IC402(Audio amplifier)	
14V	NO	large signal board	Horizontal drive transistor	
8V	NO	small signal board	IC400 (MPIF)/Headphone discrete circuit/RGB pre amplifiers/audio saw filter(Z401)	
5V	NO	small signal board	IC400 (MPIF),Tuner(TU200,TU850)	
V8stby	YES	large signal board	Step down IC and for s+5V	
1.8V	YES	small signal board	IC313 (ADOC)	
3.3V	YES	small signal board	IC313 (ADOC),IC309(EEPROM),IC316(Reset IC)	
12V	NO	small signal board	CRT board (IC900)	
5V	YES	small signal board	LED/IR	
Vert Sup+ (14V)	NO	large signal board	Vertical IC (IC100)	
Vert Sup- (-14V)	NO	large signal board	Vertical IC (IC100)	
33V	NO	large signal board	Tuner (TU200,TU850)	

9.4 Important microcontroller ports for supplying

Port	State	Function
On/Off	low	normal operation
On/Off	high	stand by mode

11.SERIAL ACCESS 64K EEPROM

M24C64WBN6, is the 64Kbit electrically erasable programmable memory. The memory is compatible with the I²C standard, two wire serial interface, which uses a bi-directional data bus and serial clock.

12.HEADPHONE AMPLIFIER STAGE

This stage is designed with discrete components (no IC is used for this purpose)

13.SAW FILTER SPECIFICATION

Two groups of saw filters are used from EPCOS

For picture (Z400)

- Pal Secam BG DK L L' → K3953M
- Pal Secam BG I I' → K3953M

For sound(Z401)


- Pal Secam BG DK L L' → K9656M
- Pal Secam BG I I' → K9356

For sound saw filter it needs to be switched between L' and other standarts for K3953M, a port signal coming from PNX300X(ADOC) called SEL_L/L' is used for this purpose to make pin2 of audio saw filter ground or not.


port	state	Q404	Standart
SEL_L/L'	High	Shorted to ground	L'
SEL_L/L'	Low	open	BG,DK,I,L

Pin Configuration

Pin No	Definition
1	Input
2	Input - ground
3	Chip carrier - ground
4	Output
5	Output



Plastic package SIP5K



Maximum ratings for saw filters

Operable temperature range	T_A	-25/+65	°C	
Storage temperature range	T_{stg}			
DC voltage	V_{DC}			
AC voltage	V_{pp}			

14.IC DESCRIPTIONS

In following chapters you can find details of ICs used in the chassis and the SS B(Small signal board)

TDA6108JF	HT48RA0A
PNX3000	CS51033
SDRAM 64MBIT	FLASH 32 MBIT
NE56610-29	STS5PF30L
PNX300X	M24C64WBN6
TDA7480L	LM7808
TDA8177&STV9379FA	TCET1102G
MC44608	TFMS5360
TL431	TFMS5360

14.1.TDA6108JF (IC900)

14.1.1.General Description

The TDA6108JF includes three video output amplifiers in one plastic DIL-bent-SIL 9-pin medium power (DBS9MPF) package (SOT111-1), using high-voltage DMOS technology, and is intended to drive the three cathodes of a colour CRT directly. To obtain maximum performance, the amplifier should be used with black-current control.

14.1.2.Features

- Typical bandwidth of 9.0 MHz for an output signal of 60 V (p-p)
- High slew rate of 1850 V/ms
- No external components required
- Very simple application
- Single supply voltage of 200 V
- Internal reference voltage of 2.5 V
- Fixed gain of 51
- Black-Current Stabilization (BCS) circuit
- Thermal protection

14.1.3.Pinning

SYMBOL	PIN	DESCRIPTION
$V_{i(1)}$	1	inverting input 1
$V_{i(2)}$	2	inverting input 2
$V_{i(3)}$	3	inverting input 3
GND	4	ground (fin)
I_{om}	5	black current measurement output
V_{DD}	6	supply voltage
$V_{oc(3)}$	7	cathode output 3
$V_{oc(2)}$	8	cathode output 2
$V_{oc(1)}$	9	cathode output 1

14.2.HT48RA0A

14.2.1.General Description

The HT48RA0A is an 8-bit high performance RISC-like microcontroller specifically designed for multiple I/O product applications. The device is particularly suitable for use in products such as infrared remote controllers and various subsystem controllers. A HALT feature is included to reduce power consumption.

14.2.2.Features

- Operating voltage: 2.2V~3.6V
- Ten bidirectional I/O lines
- Six Schmitt trigger input lines
- One carrier output (1/2 or 1/3 duty)
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1K_14 program EPROM
- 32_8 data RAM
- HALT function and wake-up feature reduce power consumption
- 62 powerful instructions
- Up to 1_s instruction cycle with 4MHz system clock
- All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- One-level subroutine nesting
- Bit manipulation instructions
- 20-pin/24-pin SOP package

14.2.3.Pin Descriptions


Pin Name	I/O	Code Option	Description
PB0, PB1	I/O	Wake-up or None	2-bit bidirectional input/output lines with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions. Each bit can also be configured as wake-up input by code option.
PC0/REM	O	Level or Carrier	Level or carrier output pin PC0 can be set as CMOS output pin or carrier output pin by code option.
VDD	-	-	Positive power supply
OSC2 OSC1	I/O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
VSS	-	-	Negative power supply, ground
RES	I	-	Schmitt trigger reset input. Active low.
PB2~PB7	I	Wake-up or None	6-bit Schmitt trigger input lines with pull-high resistors. Each bit can be configured as a wake-up input by code option.
PA0~PA7	I/O	-	Bidirectional 8-bit input/output port with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions.

14.3.PNX3000 (IC400)

14.3.1.General Description

The PNX3000 is an analog front end for digital video processors. It contains an IF circuit for both analog and digital broadcast signals, and input selectors and A to D converters for analog video and audio signals. The digital output signals are made available via three serial data links.

The IC has a supply voltage of 5V. The supply voltage of the analog audio part can be 5V or 8V, depending on the maximum signal amplitudes that are required.



14.3.2.Features

- Multi-standard vision IF circuit with alignment-free PLL demodulator without external components
- Internal (switchable) time-constant for the IF-AGC circuit
- DTV IF circuit for gain control of digital broadcast TV signals.
- Sound IF amplifier with separate AGC circuit for quasi split sound
- IF circuit can also be used for intercarrier sound
- Analog demodulator for AM sound
- Integrated sound trap and group delay correction
- Video ident function detects the presence of a video signal
- Video source selector with 4 external CVBS or YC inputs and 2 analog CVBS outputs with independent source selection for each output
- Two linear inputs for 1fH or 2fH RGB signals with source selector. The RGB signals are converted to YUV before A to D conversion. Both inputs can also be used as YPB PR input for DVD or set top box
- Integrated anti-alias filters for video A to D converters
- Four 10-bit video A to D converters for the conversion of CVBS, YC, YUV and down mixed sound IF signals
- Up to three different A to D converted video channels are simultaneous available (e.g. CVBS and YC and YUV)
- Audio source selector with 5 stereo inputs for analog audio and two microphone inputs
- Two microphone amplifiers with adjustable gain
- Three analog audio outputs for SCART and Line out with independent source selection for each output
- Four 1-bit audio sigma delta A to D converters for the conversion of audio and microphone signals
- Three serial data link transmitters for interfacing with the digital video processor. The bit rate is 594 Mbits/sec per data link
- Voltage to current converter for driving of external East-West power amplifier
- I²C-bus transceiver with selectable slave address and maskable interrupt output

SYMBOL	PIN	DESCRIPTION
CVBS2	1	CVBS2 input
VAUDO	2	DC output voltage for supply of audio DACs in digital decoder
VAUDS	3	sense voltage for audio DACs supply
CVBS/Y3	4	external CVBS/Y3 input
C3	5	external CHROMA3 input
GND_VSW	6	ground video switch
BGDEC	7	bandgap decoupling
CVBS/Y4	8	external CVBS/Y3 input
C4	9	external CHROMA3 input
fuse	10	fused lead
GND_FILT	11	ground filters
CVBS_DTV	12	input for CVBS encoded signal from DTV decoder
RREF	13	reference current input
VCC_FILT	14	supply voltage filters (5V)
YCOMB	15	Y signal from 3D Comb filter
CCOMB	16	C signal from 3D Comb filter
AMEXT	17	external AM mono input
TESTPIN3	18	testpin 3 (leave open)
CVBSOUTA	19	CVBS or Y+CHROMA output A
VDEFLO	20	DC output voltage for supply of deflection DACs in digital decoder
VDEFLS	21	sense voltage for deflection DACs supply
CVBSOUTB	22	CVBS or Y+CHROMA output B
fuse	23	fused lead
TESTPIN2	24	testpin 2 (connect to ground)
R1/PR1 /V1	25	R1/PR1 /V1 input
G1/Y1/Y1	26	G1/Y1/Y1 input
B1/PB1 /U1	27	B1/PB1 /U1 input
VCC_RGB	28	supply voltage RGB matrix (5V)
GND_RGB	29	ground RGB matrix
R2/PR2 /V2	30	R2/PR2 /V2 input
G2/Y2/Y2	31	G2/Y2/Y2 input
B2/PB2 /U2	32	B2/PB2 /U2 input
fuse	33	fused lead
GND_VADC	34	ground video ADCs
VCC_VADC	35	supply voltage video ADCs (5V)
EWVIN	36	East-West input voltage
EWIOUT	37	East-West output current
REW	38	East-West voltage to current conversion resistor
ADR	39	I ² C address selection
XREF	40	XTAL reference frequency input
fuse	41	fused lead
IRQ	42	interrupt request output
SDA	43	I ² C serial data input/output
SCL	44	I ² C serial clock input
HV_SEC	45	horizontal and vertical sync input for secondary video channel
HV_PRIM	46	horizontal and vertical sync input for primary video channel
VD2V5	47	decoupling of internal digital supply voltage
GND_DIG	48	digital ground
VCC_DIG	49	digital supply voltage (5V)
STROBE3N	50	strobex negative datalink3
STROBE3P	51	strobex positive datalink3
DATA3N	52	data positive datalink3
DATA3P	53	data positive datalink3
fuse	54	fused lead
STROBE2N	55	strobex negative datalink2
STROBE2P	56	strobex positive datalink2
DATA2N	57	data positive datalink2

DATA2P	58	data positive datalink2
GND_I2D	59	ground datalinks
STROBE1N	60	strobex negative datalink1
STROBE1P	61	strobex positive datalink1
DATA1N	62	data negative datalink1
DATA1P	63	data positive datalink1
VCC_I2D	64	supply voltage datalinks (5V)
SCART2R	65	audio output for SCART 2 right
SCART2L	66	audio output for SCART 2 left
LINER	67	audio line output right
LINEL	68	audio line output left
SCART1R	69	audio output for SCART1 right
SCART1L	70	audio output for SCART1 left
fuse	71	fused lead
DSNDR2	72	audio signal from digital decoder right 2
DSNDL2	73	audio signal from digital decoder left 2
DSNDR1	74	audio signal from digital decoder right 1
DSNDL1	75	audio signal from digital decoder left 1
GND_AADC	76	ground audio ADCs
VCC_AADC	77	supply voltage audio ADCs (5V)
fuse	78	fused lead
R4	79	right input audio 4
L4	80	left input audio 4
R3	81	right input audio 3
L3	82	left input audio 3
R2	83	right input audio 2
L2	84	left input audio 2
R1	85	right input audio 1
L1	86	left input audio 1
GND2_ASW	87	ground audio switch
VCC2_ASW	88	supply voltage audio switch (audio output buffers, 5V or 8V)
VAADCREF	89	decoupling of reference voltage for audio ADCs
VAADCN	90	0V reference voltage for audio ADCs (GND)
VAADCP	91	full scale reference voltage for audio ADCs (5V)
MIC2N	92	microphone input 2 neg
MIC2P	93	microphone input 2 pos
MIC1N	94	microphone input 1 neg
MIC1P	95	microphone input 1 pos
fuse	96	fused lead
GND1_ASW	97	ground audio switch
VCC1_ASW	98	supply voltage audio switch (audio input buffers, 5V or 8V)
SIFINP	99	sound IF input positive
SIFINN	100	sound IF input negative
SIFAGC	101	control voltage for SIF AGC
DTVIFAGC	102	control voltage for DTV IF AGC
DTVIFINP	103	DTV IF input positive
DTVIFINN	104	DTV IF input negative
TUNERAGC	105	tuner AGC output
fuse	106	fused lead
VIFINP	107	vision IF input positive
VIFINN	108	vision IF input negative
DTVIFPLL	109	loop filter DTVIF PLL demodulator
VCC_IF	110	supply voltage IF circuit (5V)
VIFPLL	111	loop filter VIF PLL demodulator
GND1_IF	112	ground IF circuit
2NDSIFEXT	113	2ndSIF input
2NDSIFAGC	114	2ndSIF AGC capacitor
GND2_IF	115	ground IF circuit
DTVOUTP	116	DTV output positive

DTVOUTN	117	DTV output negative
VCC_SUP	118	supply of supply circuit (5V)
fuse	119	fused lead
CVBSOUTIF	120	CVBS output of IF circuit
GND_SUP	121	ground of supply circuit
VCC1_VSW	122	supply of video switch (5V)
CVBS0	123	CVBS0 input (to be used for CVBS from IF part)
TESTPIN1	124	testpin 1 (connect to ground)
VCC2_VSW	125	supply of video switch (5V)
CVBS1	126	CVBS1 input
R5	127	right input audio 5
L5	128	left input audio 5

Important pins need to be checked in case of troubleshooting

Signal	Measure	Value
CVBS/RGB Input voltage	Input pins	1Vpk-pk
CVBS Output voltage	Output pins	2 Vpk-pk
Maximum input audio voltage	Input pins	2 V rms
Maximum output audio voltage	Output pins	2 V rms

14.4.CS51033 (IC 104)

14.4.1.General Description

The CS51033 is a switching controller for use in dc–dc converters. It can be used in the buck topology with a minimum number of external components. The CS51033 consists of a 1.0 A power driver for controlling the gate of a discrete P–channel transistor, fixed frequency oscillator, short circuit protection timer, programmable Soft Start, precision reference, fast output voltage monitoring comparator, and output stage driver logic with latch.

The high frequency oscillator allows the use of small inductors and output capacitors, minimizing PC board area and systems cost. The programmable Soft Start reduces current surges at start up. The short circuit protection timer significantly reduces the PFET duty cycle to approximately 1/30 of its normal cycle during short circuit conditions.

The CS51033 is available in an 8–Lead SO package.

14.4.2.Features

- 1.0 A Totem Pole Output Driver
- High Speed Oscillator (700 kHz max)
- No Stability Compensation Required
- Lossless Short Circuit Protection
- 2.0% Precision Reference
- Programmable Soft Start
- Wide Ambient Temperature Range:
 - Industrial Grade: –40°C to 85°C
 - Commercial Grade: 0°C to 70°C

14.4.3.Pin Description

PIN NUMBER	PIN SYMBOL	FUNCTION
1	V _{GATE}	Driver pin to gate of external PFET.
2	P _{GND}	Output power stage ground connection.
3	C _{OSC}	Oscillator frequency programming capacitor.
4	GND	Logic ground.
5	V _{FB}	Feedback voltage input.
6	V _{CC}	Logic supply voltage.
7	CS	Soft Start and fault timing capacitor.
8	V _C	Driver supply voltage.

14.5.SDRAM 64MBIT (IC315)

14.5.1.General Description

please note that in the following explanation one of the SDRAM alternative is used.

The K4S641632D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

14.5.2.Features

- JEDEC standard 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
- . CAS latency (2 & 3)
- . Burst length (1, 2, 4, 8 & Full page)
- . Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

14.5.3.Pin Description

PIN	NAME	INPUT FUNCTION
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA7
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

14.6.FLASH (IC 314)

14.6.1.General Description

The MT28F128J3 is a nonvolatile, electrically block-erasable (Flash), programmable memory containing 134,217,728 bits organized as 16,777,218 bytes (8 bits) or 8,388,608 words (16 bits). This 128Mb device is organized as one hundred twenty-eight 128KB erase blocks.

The MT28F640J3 contains 67,108,864 bits organized as 8,388,608 bytes (8 bits) or 4,194,304 words (16 bits). This 64Mb device is organized as sixty-four 128KB erase blocks.

Similarly, the MT28F320J3 contains 33,554,432 bits organized as 4,194,304 bytes (8 bits) or 2,097,152 words (16 bits). This 32Mb device is organized as thirty-two 128KB erase blocks.

These three devices feature in-system block locking. They also have common Flash interface (CFI) that permits software algorithms to be used for entire families of devices. The software is device-independent, JEDEC ID-independent with forward and backward compatibility.

Additionally, the scalable command set (SCS) allows a single, simple software driver in all host systems to work with all SCS-compliant Flash memory devices. The SCS provides the fastest system/device data transfer rates and minimizes the device and system-level implementation costs.

To optimize the processor-memory interface, the device accommodates VPEN, which is switchable during block erase, program, or lock bit configuration, or hard-wired to VCC, depending on the application. VPEN is treated as an input pin to enable erasing, programming, and block locking. When VPEN is lower than the VCC lockout voltage (VLKO), all program functions are disabled. Block erase suspend mode enables the user to stop block erase to read data from or program data to any other blocks. Similarly, program suspend mode enables the user to suspend programming to read data or execute code from any unsuspended blocks.

VPEN serves as an input with 2.7V, 3.3V, or 5V for application programming. VPEN in this Q-Flash _ family can provide data protection when connected to ground. This pin also enables program or erase lockout during power transition.

Micron's even-sectored Q-Flash devices offer individual block locking that can lock and unlock a block using the sector lock bits command sequence.

Status (STS) is a logic signal output that gives an additional indicator of the internal state machine (ISM) activity by providing a hardware signal of both status and status masking. This status indicator minimizes central processing unit (CPU) overhead and system power consumption. In the default mode, STS acts as an RY/BY# pin. When LOW, STS indicates that the ISM is performing a block erase, program, or lock bit configuration. When HIGH, STS indicates that the ISM is ready for a new command.

Three chip enable (CE) pins are used for enabling and disabling the device by activating the device's control logic, input buffer, decoders, and sense amplifiers.

BYTE# enables the device to be used in x8 or x16 read/write mode; BYTE# = 0 selects an 8-bit mode, with address A0 selecting between the LOW and HIGH byte, while BYTE# = 1 selects a 16-bit mode. When BYTE# = 1, A1 becomes the lowest-order address line with A0 being a no connect.

RP# is used to reset the device. When the device is disabled and RP# is at Vcc, the standby mode is enabled. A reset time (t RWH) is required after RP# switches HIGH until outputs are valid. Likewise, the device has a wake time (t RS) from RP# high until writes to the command user interface (CUI) are recognized. When RP# is at GND, it provides write protection, resets the ISM, and clears the status register.

A variant of the MT28F320J3 also supports the new security block lock feature for additional code security. This feature provides an OTP function for the device. (Contact factory for availability.)

The MT28F320J3 and the MT28F640J3 are manufactured using the 0.18µm process technology, and the MT28F128J3 is manufactured using the 0.15µm process technology.

14.6.2.Features

- x8/x16 organization
- One hundred twenty-eight 128KB erase blocks (128Mb)
 - Sixty-four 128KB erase blocks (64Mb)
 - Thirty-two 128KB erase blocks (32Mb)
- VCC, VCCQ, and VPEN voltages:
 - 2.7V to 3.6V VCC operation
 - 2.7V to 3.6V, or 5V VPEN application programming
- Interface Asynchronous Page Mode Reads:
 - 150ns/25ns or 120ns/25ns read access time (128Mb)
 - 120ns/25ns or 115ns/25ns read access time (64Mb)

- 110ns/25ns read access time (32Mb)
- Manufacturing ID (ManID)
 - Intel® (0x89h)
 - Micron® (0x2Ch)
- Industry-standard pinout
- Inputs and outputs are fully TTL-compatible
- Common Flash Interface (CFI) and Scalable Command Set
- Automatic write and erase algorithm
- 5.6µs-per-byte effective programming time using write buffer
- 128-bit protection register
 - 64-bit unique device identifier
 - 64-bit user-programmable OTP cells
- Enhanced data protection feature with VPEN = VSS
 - Flexible sector locking
 - Sector erase/program lockout during power transition
- Security OTP block feature
 - Permanent block locking (Contact factory for availability)
- 100,000 ERASE cycles per block
- Automatic suspend options:
 - Block Erase Suspend-to-Read
 - Block Erase Suspend-to-Program
 - Program Suspend-to-Read

14.6.3.Pin/Ball Descriptions

56-PIN TSOP NUMBERS	64-BALL FBGA NUMBERS	SYMBOL	TYPE	DESCRIPTION
55	G8	WE#	Input	Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array. Addresses and data are latched on the rising edge of the WE# pulse.
14, 2, 29	B4, B8, H1	CE0, CE1, CE2	Input	Chip Enable: Three CE pins enable the use of multiple Flash devices in the system without requiring additional logic. The device can be configured to use a single CE signal by tying CE1 and CE2 to ground and then using CE0 as CE. Device selection occurs with the first edge of CE0, CE1, or CE2 (CEx) that enables the device. Device deselection occurs with the first edge of CEx that disables the device (see Table 4 on page 14).
16	D4	RP#	Input	Reset/Power-Down: When LOW, RP# clears the status register, sets the ISM to the array read mode, and places the device in deep power-down mode. All inputs, including CEx, are "Don't Care," and all outputs are High-Z. RP# must be held at VIH during all other modes of operation.
54	F8	OE#	Input	Output Enables: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
32, 28, 27, 26, 25, 24, 23, 22, 20, 19, 18, 17, 13, 12, 11, 10, 8, 7, 6, 5, 4, 3, 1, 30	G2, A1, B1, C1, D1, D2, A2, C2, A3, B3, C3, D3, C4, A5, B5, C5, D7, D8, A7, B7, C7, C8, A8, G1	A0 ... A21/ (A22) (A23)	Input	Address inputs during READ and WRITE operations. A0 is only used in x8 mode and will be a NC in x16 mode (the input buffer is turned off when BYTE = HIGH). A22 (pin 1, ball A8) is only available on the 64Mb and 128Mb devices. A23 (pin 30, ball G1) is only available on the 128Mb device.
31	F1	BYTE#	Input	BYTE# low places the device in the x8 mode. BYTE# high places the device in the x16 mode and turns off the A0 input buffer. Address A1 becomes the lowest order address in x16 mode.
15	A4	VPEN	Input	Necessary voltage for erasing blocks, programming data, or configuring lock bits. Typically, VPEN is connected to VCC. When VPEN = VPENLK, this pin enables hardware write protect.

33, 35, 38, 40, 44, 46, 49, 51, 34, 36, 39, 41, 45, 49, 51, 34, 36, 39, 41, 45, 47, 50, 52	F2, E2, G3, E4, E5, G5, G6, H7, E1, E3, F3, F4, F5, H5, G7, E7	DQ0–DQ15	Input/Output	Data I/O: Data output pins during any READ operation or data input pins during a WRITE. DQ8–DQ15 are not used in byte mode (BYTE = LOW).
53	E8	STS	Output	Status: Indicates the status of the ISM. When configured in level mode (default), STS acts as a RY/BY# pin. When configured in its pulse mode, it can pulse to indicate program and/or erase completion. Tie STS to V _{cc} Q through a pull-up resistor.
43	G4	V _{cc} Q	Supply	V _{cc} Q controls the output voltages. To obtain output voltage compatible with system data bus voltages, connect V _{cc} Q to the system supply voltage.
9, 37	H3, A6	V _{cc}	Supply	Power Supply: 2.7V to 3.6V.
21, 42, 48	B2, H4, H6	V _{ss}	Supply	Ground.
56	H8	NC	—	No Connect: These may be driven or left unconnected. Pin 1 and ball A8 are NCs on the 32Mb device. Pin 30 and ball G1 are NCs on the 32Mb and 64Mb devices.
—	B6, C6, D5, D6, E6, F6, F7, H2	DNU	—	Do Not Use: Must float to minimize noise.

14.7.NE56610-29 (RESET IC) (IC 316)

14.7.1.General Description

The NE56610-29 is a family of devices designed to generate a reset signal for a variety of microprocessor and logic systems. Accurate reset signals are generated during momentary power interruptions or when ever power supply voltages sag to intolerable levels. The NE56610-29 incorporates an internal timer to provide reset delay and ensure proper operating voltage has been attained. An Open Collector output topology provides adaptability for a wide variety of logic and microprocessor systems.


SOT23-5 surface mount package is used.

14.7.2.Features

- 3.3V operating voltage (VDDE)
- SOT23-5 surface mount package
- Offered in reset thresholds 2.9 V DC
- Internal reset delay timer is 50ms

14.7.3.Pin Description

PIN NUMBER	SYMBOL	DESCRIPTION
1	M/R	Manual Reset input. Connect to ground when not using.
2	SUB	Substrate pin. Connect to ground.
3	GND	Ground
4	V _{OUT}	Reset HIGH output pin
5	V _{CC}	Positive power supply input




14.8.STS5PF30L (IC105)

14.8.1.Description

STS5PF30L is a Power MOSFET.

INTERNAL SCHEMATIC DIAGRAM



14.8.2.Features


- TYPICAL $R_{DS(on)} = 0.070 \Omega$
- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY
- LOW THRESHOLD DRIVE

TYPE	V_{DSS}	$R_{DS(on)}$	I_D
STS5PF30L	30V	$<0.080 \Omega$	5 A

14.9.PNX300X (IC313)

This IC is the heart of the TV set for small signal processing;

14.9.1.General Description of the Digital One Chip System



DOC Hardware

The Digital One Chip System (DOC) is a system concept based on a digital processor for double-scan TV receivers. It is a global, multi-standard system primarily designed for the reception and processing of analog broadcast signals. The DOC system serves the TV functionality for small signal processing of audio, video, VBI services, graphics and control. An integrated MIPS 1910 processor runs the DOCware software stack. The Digital One Chip DOCware software is stored in a non-volatile external memory, normally flash memory. The following figure shows the hardware system architecture of a TV chassis based on the DOC system.

The dual stream architecture of the DOC system allows audio and video processing of two A/V sources simultaneously. The two video streams can be displayed in several programmable ways (main screen, PIP or DW). The two audio streams are audible via the TV loudspeakers and/or the headphones. If two TV broadcast signals have to be processed simultaneously, an external IF processor and a PIP Mono Sound Demodulator/Decoder is needed.

For the memory-based features in the DOC system (like scan rate conversion, dynamic noise reduction and PIP/DW applications) external SDRAM is needed. The memory size requirements are directly related to which memory-based features have to be supported. The amount of SDRAM required varies per feature but also varies with combination of features.

The DOC system also has 128kByte of internal SRAM memory. This memory is used to run low latency, timing critical parts of the software. Under these circumstances no external SDRAM is needed.

The DOC system is built around the ADOC IC. This chip implements all TV functions in digital technology. Only a few functions (like AD-conversion, IF processing and source select) are implemented in an analog companion IC, the MPIF.

The MPIF is meant as an analog video and audio pre-processing unit for the TV processor ADOC. It contains the high frequent IF part and all the analog video and audio source switching for external in- and outputs. MPIF can handle CVBS, Y/C, RGB (1Fh/2Fh) and YPrPb (1Fh/2Fh) video signals as well as stereo Left/Right and Second Sound IF (low-IF 5-6MHz, 10.7Mhz) audio signals. MPIF converts the selected video and audio streams from the analog to the digital domain. Via three high-speed serial data links the digitized audio and video signals are streamed to the ADOC IC for further processing.

ADOC is a fully integrated, digitally implemented TV processor for audio, video, VBI services, graphics and control.

The split-up between an analog (MPIF) and a digital part (ADOC) has the following advantages:

- High frequency IF part can be included in the concept
- Less A/D and D/A converters needed for source switching

- Better performance for AD converters (realized in analog design environment, more accurate, less tolerance)
- Critical items like reference voltages can be realized in the analog environment
- Integrated SCART buffers

The DOC system is designed to facilitate a very cost effective TV chassis. Some of the measures taken are:

- One crystal design. Only one reference crystal is required for the MPIF and ADOC,
- The advanced geometry corrections in the DOP result in a simple horizontal deflection circuitry. Linearity coils are not required

14.9.2.Features of the ADOC Processor

14.9.2.1.Colour Decoder and Sync Processing

- Multi standard colour decoder supporting PAL-B, G, D, H, I, N, Combination-PAL N, PAL M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM
- Automatic colour standard recognition and selection (PAL/SECAM/NTSC)
- Fully programmable static or Automatic Gain Control (AGC) for all analogue video base band signals.
- Resolution of CVBS or Y/C signal after AGC: 9 bits (including sync)
- AGC for chrominance (PAL and NTSC only) for CVBS and Y/C sources
- Programmable clamp window for selected video base band signal(s)
- Horizontal (including 3-level sync for 2Fh) and vertical sync detection.
- Adaptive 2/4-line delay Comb filter for two dimensional chrominance/luminance separation
- PAL delay line for correcting PAL phase errors
- Maskable interrupt generation to MIPS notifying any change of signal conditions
- Compliant with and detection of Macrovision up to version 7.1.
- Possibility of Fast Blank SCART RGB insertion in CVBS input mode, not in Y/C.
- Second multi standard colour decoder for low-cost PIP
- Supports CVBS standards as listed above
- No comb filter
- No Y/C performance (Y and C are being summed before decoding)
- No fast blanking with Component inputs

14.9.2.2.VBI Data Capture

- Two independent data capture units (DCU1 and DCU2) for standard data rate streams
- Multi-standard data capture. Both DCUs can always execute the following services:
 - Line 21 Data Services (Closed Caption)
 - European Wide Screen Signalling (WSS line23)
 - PDC A & B (VPS and TeleText packet 8/30)
 - World Standard TeleText.
- Services performed by TeleText application:
 - Data Broadcast (packets X/30, X/31)
 - Channel Identification (packet 8/30)
- Data type selectable on line-by-line basis independently for odd and even fields
- Multi-page acquisition during VBI
- Single page acquisition during full field
- DMA of packets and status bits to memory (embedded SRAM)
- Automatic identification of VBI data standard supported

14.9.2.3.Teletext storage

- Error correction and decoding performed by DOCware software
- Page management performed by DOCware software
- Storage of up to 8 pages of TeleText internally
- Storage of more than 8 TeleText pages requires external memory (SDRAM)

14.9.2.4.Picture measurements

- Noise measurement in active video
- Black Bar detection
- Sharpness measurement

14.9.2.5.Picture Improvements

- Field based noise reduction (on main only)
- Horizontal Dynamic Peaking/ Luminance Transient Improvement (LTI)

- SCAn VELOCITY Modulation (SCAVEM or SVM) and Dynamic Contrast Control (DCC)
- Dynamic Colour Transient Improvement (DCTI)
- Dynamic Skin Tone control
- Blue Stretch
- Green Enhancement
- Black Stretch
- 32-bins histogram
- Electrical Local Doping Protection

14.9.2.6. Picture in Picture / Double window

- Requires external memory to be connected to SDRAM interface
- Second input through second color decoder. Can be selected to be either main or sub.
- YCrCb storage in 4:2:2 format. 8 bits per component. Dithering adopted to have 9 bits effectively.
- No joint line/crossover errors
- Supporting Double Window displaying both a PAL (50 Hz) and an NTSC (60 Hz) signal.
- Double window text. Displaying a TeleText page next to a TV broadcast. This feature is functional without the external Memory in 50 Hz mode.
- For proper aspect ratio of Double Window display on 4/3 screen vertical scaling by deflection can be adopted

14.9.2.7. Scan Rate Conversion

- This requires external memory connected to SDRAM interface
- Line flicker reduction
- Full interlaced performance (provided sufficient memory)

14.9.2.8. Video H/V Scaling

- Horizontal Panorama/customer defined Scaling in video path (not affecting graphics)
- Vertical Scaling by vertical deflection

14.9.2.9. Audio Base band Switching and Interfaces

- 5x Analogue outputs (Left, Right, Subwoofer, Centre and Surround speaker)
- 1x Left and Right Head Phones output

14.9.2.10. Sound Demodulator/Decoder

- Two FM/AM Demodulator channels with programmable mixer frequencies and four different filter bandwidths:
 - Multi-standard FM demodulation (B/G, D/K, I, M and N standard)
 - Optional AM demodulation (L/L' standard)
 - FM pilot carrier present detector (for A2 sound systems)
- FM-A2 Decoder:
 - Detection of ID signal for second carrier
 - Decoding for three analog multi-channel systems (A2, A2+ and A2*) and satellite sound
 - Identification A2 systems (B/G, D/K and M standard)
 - Supporting Korean 2SC standard
- BTSC Stereo/SAP Decoder:
 - M/BTSC and N standards supported
 - Processing of MTS/MPX signal
 - Detection of pilot carrier with pilot lock indicator
 - AM demodulation of stereo sub-carrier
 - Detection of SAP sub carrier
 - SAP decoder
 - FM demodulation of SAP carrier (without dbx®) simultaneously with stereo decoding, or mono plus SAP with dbx®
 - dbx® noise reduction on either (L-R) or SAP signal
- Japan MTS Decoder:
 - Processing of MPX signal
 - Detection of the Identification signal
 - FM demodulation of sub-carrier for stereo or bilingual reproduction
- NICAM demodulator and decoder (B/G, I and L/L' standard):
 - DQPSK demodulation for different standards, simultaneously with 1-channel FM demodulation
 - NICAM decoding
- Auto Standard Detection Mode (ASD)

- Demodulator Decoder Easy Programming (DDEP)
- FM-Radio decoder
- Identification circuit for all standards
- Decoding and adaptive de-emphasis for satellite FM (ASTRA)
- Monitor selection for FM/AM DC values and signals, with peak detection option
- Soft-mute for DEMDEC outputs DEC, MONO and SAP
- Sample rate conversion (SRC) for up to three demodulated terrestrial audio signals. It is possible to process SCART signals together with demodulated terrestrial signals. Up to five signals (stereo counting for 2) can be processed at a time.

14.9.2.11.Audio Processing

- Virtual Dolby® ('422' mode and '423' mode) (3)
- Bass management
- Dynamic Bass Boost (4)
- Automatic volume levelling (AVL)
- Programmable Level Adjust at inputs of switch matrix
- Volume control:
 - Separate volume control on headphone
- Balance control on left/right speaker and on left/right headphone by use of trim control
- 5-band graphic equalizer or treble/bass control
- Notch filter for acoustic compensation
- Soft mute on all outputs
- Beeper
- Pseudo Hall/Matrix:
 - Pseudo Hall provides (L+R)/2 on Centre and (L+R)/2 with 30ms delay on Surround
 - Pseudo Matrix provides (L+R)/2 on Centre and (L-R)/2 with 30ms delay on Surround

14.9.2.12.Character Based Graphics

- Characters Based Display:
 - 1440 pixels per line of which 5% in over-scan.
- Level 1.5 WST TeleText compliant
- Double Window TeleText display:
 - Display of two 40 character wide Level 1.5 TeleText pages side by side.
 - Display of 40 character wide Level 1.5 TeleText and Video side by side.
- Line 21 Data Services compliant
- Supports OSD with up to 8 colours out of a palette of 4096 colours
- Selectable character size
- Dynamically Redefinable Characters (DRCs)
 - Internal memory up to 64 characters

14.9.2.14.RGB Processing

- Fully programmable YCrCb to RGB matrix
- Saturation control done using matrix
- Contrast and brightness control with 8 bits resolution
- D/A converters for RGB and Scan Velocity Modulation:
 - Clock frequency 81MHz (fixed)
 - Sample Rate Conversion to convert from orthogonal pixels
 - 10 bits resolution (11 bits virtual using dithering of LSB)
 - 2160 interpolated pixels per line
- 1440 pixels per line (of which 5% in over scan) at graphics blender (clock frequency 54 MHz)
- Forced super blanking during start-up or fault conditions
- Programmable horizontal and vertical retrace blanking via line and pixel number
- Separate beam current control on video and graphics
- Peak White limiter for video path
- Soft clipping for video path
- Hard clipping for graphics path
- Advanced Scan Velocity Processing:
 - Scan Velocity modulation working on both Video and Graphics
 - Dynamic contrast
- Continuous Cathode Calibration (=cut off control):
 - System allows both for one-point and two-point calibration

- Graphics/video blender with mixture level (0% to 100% in 16 steps)

14.9.2.15.AD Converters for Display Functions

- 3x Sigma Delta ADC for Black Current, EHT, Beam Current Limiting measurement Clock frequency 54MHz

14.9.2.16.Deflection & Geometry

- Horizontal time base for display based on digital PLL
- Very good jitter performance of about. +/- 300 ps of the horizontal drive pulse
- Low power start-up mode from standby
- Slow start/stop
- Fixed beam-current switch-off
- Vertical and horizontal geometry processing. Special features of the horizontal geometry processor are:
 - inner-pincushion correction
 - horizontal non-linearity correction
- Auxiliary output
 - can be used to generate waveform with frequency of vertical deflection (for example quadrupole correction for flat picture tubes)
- Vertical guard input
- Flash detection input
- EHT overvoltage protection (X-Ray) input
- Horizontal drive output

14.9.2.17.Microprocessor

- TV control by embedded 32 bit RISC processor
 - Philips MIPS PR1910, 54MHz
- Cache Structure
 - Unified 8Kbyte Instruction/Data Cache
- Co-Processor:
 - 2x 32bit system clock Count/Compare (Timer1,2) Registers
 - 1x 32bit system clock Count/Compare (Timer3) configurable as Watchdog Timer
- Debug Support:
 - MIPS JTAG compliant
 - Software / Hardware Breakpoint
 - Single Stepping
 - Real Time Trace

14.9.2.18.TV Control Peripherals

- General Purpose IO (GPIO):
 - 32 total GPIO pins, 28 with secondary functions stated below (4 GPIO free pins)
- Two I²C Interface units
- Two General Purpose Counter/Compare (Timer) units
- Universal Asynchronous Receiver Transmitter (UART)
- Eight external interrupts
- Analogue to Digital converter:
 - 6 multiplexed inputs
 - Programmable resolution of up to 10 bits
- Remote Control Receiver and Transmitter

14.9.2.20.Reset

- Reset via external input

14.9.2.21.Internal Memory for SW Code /Data

- Data/ Code memory up to 128 Kbytes (SRAM)

14.9.2.22.Memory at SDRAM Interface

- Addressable space up to 32Mbyte (SDRAM only, no SRAM, no DDRAM)
 - 16Mbit (1M x 16) Single data rate SDRAM
- Memory Functions:
 - PIP/DW, DNR, Scan Conversion, requiring at least 13Mbit

- PIP replay, scalable size

14.9.2.23.Memory at EBIU Interface for SW Code/Data

- Addressable space up to 8Mbyte
- Memories supported
 - 16bit Standard asynchronous ROM, SRAM, FLASH
 - 16bit Page mode Flash support (AMD, Intel and ST)
- Memory Functions
 - Code memory up to 8Mbyte (FLASH/ROM/RAM)
 - Data memory up to 8Mbyte (RAM)

14.9.2.24.Memory at I²C Interface

- Software support of external non-volatile memory connected to I²C interface

Important pins need to be checked in case of troubleshooting

Port	Measure	State	Function
On/Off	pin33 of PL402	low	normal operation
On/Off	pin33 of PL402	high	stand by mode
Mute	pin7 of PL402	low	Audio amplifier is muted
Degauss	pin31 of PL402	low	Degaussing is done
Reset	pin1 of IC316	High	Resets ADOC
Protection	Base of Q719	low	TV set goes to stby mode
LED	pin	high	LED light as red (stby)
LED	pin	low	LED light as green (on)
Supply_switch	pin	high	5V is selected via Q106
Supply_switch	pin	low	V8Stby is selected via Q106

14.10.M24C64WBN6 (IC309)


14.10.1.Features

- Two Wire I²C Serial Interface
Supports 400 kHz Protocol
- 3.3V Supply Voltage
- Write Control Input
- BYTE and PAGE WRITE (up to 32 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- More than 1M Erase/Write Cycles
- More than 40 Year Data Retention

14.10.2.Description

These I²C -compatible electrically erasable programmable memory (EEPROM) devices are organized as 8192 x 8 (M24C64). These devices are compatible with the I²C memory protocol. This is a two wire serial interface that uses a bi-directional data bus and serial clock. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I²C bus definition.

The device behaves as a slave in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and RW bit, terminated by an acknowledge bit. When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.



SIGNAL NAMES	
E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
WC	Write Control
V _{CC}	Supply Voltage
V _{SS}	Ground

14.11.TDA7480L (IC401,IC402)

14.11.1.Description

The TDA7480L is an audio class-D amplifier assembled in Power DIP package specially de-signed for high efficiency applications mainly for TV and Home Stereo sets.

14.11.2.Features

10W Output Power: $R_L = 8\Omega/4\Omega$; THD = 10%

High Frequency

No Heatsink

Split Supply

Overvoltage Protection

St-By And Mute Features

Short Circuit Protection

Thermal Overload Protection

14.11.3.Pin Functions

-V_{CC}= -14.5V

+V_{CC}= +14.5V

Number	Name	Function
1	-V _{CC}	NEGATIVE SUPPLY.
2	-V _{CC}	NEGATIVE SUPPLY.
3	-V _{CC}	NEGATIVE SUPPLY.
4	OUT	PWM OUTPUT
5	BOOTDIODE	BOOTSTRAP DIODE ANODE
6	BOOT	BOOTSTRAP CAPACITOR
7	NC	NOT CONNECTED
8	FEEDCAP	FEEDBACK INTEGRATING CAPACITANCE
9	FREQUENCY	SETTING FREQUENCY RESISTOR
10	SGN-GND	SIGNAL GROUND
11	IN	INPUT
12	ST-BY-MUTE	ST-BY/ MUTE CONTROL PIN
13	NC	NOT CONNECTED
14	+V _{CC} SIGN	POSITIVE SIGNAL SUPPLY
15	V _{REG}	10V INTERNAL REGULATOR
16	+V _{CC} POW	POSITIVE POWER SUPPLY
17	-V _{CC}	NEGATIVE SUPPLY (TO BE CONNECTED TO PIN 16 VIA C5)
18	-V _{CC}	NEGATIVE SUPPLY
19	-V _{CC}	NEGATIVE SUPPLY
20	-V _{CC}	NEGATIVE SUPPLY

14.12.LM7808 (IC803)

14.12.1.Description

The L7800 series of three-terminal positive regulator. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shutdown and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.

14.12.2.Features

Output Current Up To 1.5 A
Output Voltages of 8V
Thermal Over load protection
Short Circuit Protection
Output Transition SOA Protection

14.13.TDA8177F & STV9379FA (IC100)


14.13.1.Description

Designed for monitors and high performance TVs, the STV9379FA&TDA8177F vertical deflection booster can handle flyback voltage up to 70V. More than this it is possible to have a flyback voltage, which is more than the double of the supply (Pin 2). This allows to decrease the power consumption or to decrease the flyback time for a given supply voltage. The TDA8177F operates with supplies up to 35V and provides up to 3APP output current to drive the yoke.


14.13.2.Features

- Power Amplifier
- Thermal Protection
- Output Current Up To 3.0APP
- Flyback Voltage Up To 70V (on Pin 5)
- Suitable For Dc Coupling Application
- External Flyback Supply

14.13.3.Pin connections



14.13.4.Block Diagram



14.15.MC44608 (IC804)

14.15.1.Description

The MC44608 is a high performance voltage mode controller designed for off-line converters. This high voltage circuit that integrates the start-up current source and the oscillator capacitor, requires few external components while offering a high flexibility and reliability. The device also features a very high efficiency stand-by management consisting of an effective Pulsed Mode operation. This technique enables the reduction of the stand-by power consumption to approximately 1W while delivering 300mW in a 150W SMPS.

- Integrated Start-Up Current Source
- Lossless Off-Line Start-Up
- Direct Off-Line Operation
- Fast Start-Up

14.15.2.General Features

- Flexibility
- Duty Cycle Control
- Under voltage Lockout with Hysteresis
- On Chip Oscillator Switching Frequency 40, or 75kHz
- Secondary Control with Few External Components


Protections

- Maximum Duty Cycle Limitation
- Cycle by Cycle Current Limitation
- Demagnetization (Zero Current Detection) Protection
- "Over VCC Protection" Against Open Loop
- Programmable Low Inertia Over Voltage Protection Against Open Loop
- Internal Thermal Protection

GreenLine™ Controller

- Pulsed Mode Techniques for a Very High Efficiency Low Power Mode
- Lossless Startup
- Low dV/dT for Low EMI Radiations

14.15.3.Pin Connections



14.15.4.Pin Function description

PIN	NAME	DESCRIPTION
1	Demag	The Demag pin offers 3 different functions: Zero voltage crossing detection (50mV), 24mA current detection and 120mA current detection. The 24mA level is used to detect the secondary reconfiguration status and the 120mA level to detect an Over Voltage status called Quick OVP.
2	ISENSE	The Current Sense pin senses the voltage developed on the series resistor inserted in the source of the power MOSFET. When I sense reaches 1V, the Driver output (pin 5) is disabled. This is known as the Over Current Protection function. A 200mA current source is flowing out of the pin 3 during the start-up phase and during the switching phase in case of the Pulsed Mode of operation. A resistor can be inserted between the sense resistor and the pin 3; thus a programmable peak current detection can be performed during the SMPS stand-by mode.
3	Control Input	A feedback current from the secondary side of the SMPS via the opto-coupler is injected into this pin. A resistor can be connected between this pin and GND to allow the programming of the Burst duty cycle during the Stand-by mode.
4	Ground	This pin is the ground of the primary side of the SMPS.
5	Driver	The current and slew rate capability of this pin are suited to drive Power MOSFETs.
6	V _{CC}	This pin is the positive supply of the IC. The driver output gets disabled when the voltage becomes higher than 15V and the operating range is between 6.6V and 13V. An intermediate voltage level of 10V creates a disabling condition called Latched Off phase.
7		This pin is to provide isolation between the V _i pin 8 and the V _{CC} pin 6.
8	V _i	This pin can be directly connected to a 500V voltage source for start-up function of the IC. During the Start-up phase a 9 mA current source is internally delivered to the V _{CC} pin 6 allowing a rapid charge of the V _{CC} capacitor. As soon as the IC starts-up, this current source is disabled.

14.16.TCET1102G (IC801)

14.16.1.Description

The TCET110/ TCET2100/ TCET4100 consists of a phototransistor optically coupled to a gallium arsenide infrared-emitting diode in a 4-lead up to 16-lead plastic dual inline package. The elements are mounted on one lead frame using a **coplanar technique**, providing a fixed distance between input and output for highest safety requirements.

14.16.2.Applications

Circuits for safe protective separation against electrical shock according to safety class II (reinforced isolation):

For appl. class I – IV at mains voltage =300 V

For appl. class I – III at mains voltage =600 V

According to VDE 0884, table 2, suitable for: **Switch-mode power supplies, line receiver, computer peripheral interface, microprocessor system interface.**

14.16.3.Features

VDE 0884 related features:

Rated impulse voltage (transient overvoltage) $V_{IOTM} = 8 \text{ kV peak}$

Isolation test voltage (partial discharge test voltage) $V_{pd} = 1.6 \text{ kV}$

Rated isolation voltage (RMS includes DC) $V_{IOWM} = 600 \text{ V RMS (848 V peak)}$

Rated recurring peak voltage (repetitive) $V_{IORM} = 600 \text{ V RMS}$

General features:

CTR offered in 9 groups

Isolation materials according to UL94-VO

Pollution degree 2 (DIN/VDE 0110 / resp. IEC 664)

Climatic classification 55/100/21 (IEC 68 part 1)

Special construction: Therefore, extra low coupling capacity of typical 0.2pF, high **Common Mode Rejection**

Low temperature coefficient of CTR

G = Leadform 10.16 mm; provides creepage distance > 8 mm, for TCET2100/ TCET4100 optional; suffix letter 'G' is not marked on the optocoupler

Coupling System U

14.17.TL431 (Q816)


14.17.1.Description

The TL431 is a 3-terminal adjustable shunt voltage regulator providing a highly accurate 1 % band gap reference. TL431 acts as an open-loop error amplifier with a 2.5V temperature compensation reference. The TL431 thermal stability, wide operating current (150mA) and temperature range (0.to 105.makes it suitable for all variety of application that are looking for a low cost solution with high performance. The output voltage may be adjusted to any value between VREF and 36 volts with two external resistors. The TL431 is operating in full industrial temperature range of 0°C to 105°C.

14.17.2.Features

- Trimmed Band gap to 1%
- Wide Operating Current 1mA to 150mA
- Extended Temperature Range 0. °C to 105.°C

14.17.3.Pin Configurations




bottom view

14.18.TFMS5360

Is located on front boards (keyboards) of the TV set

14.18.1.Description

The TFMS5360 is a miniature receiver for infrared remote control systems.



14.18.2.Features

- Photo detector and preamplifier in one.
- 36 KHZ
- Pin diode and preamp
- IR filter.

15.AK53 CHASSIS MANUAL ADJUSTMENTS PROCEDURE

15.1.PRELIMINARY

Before starting with the alignment procedure, make sure that all the potentiometers on the chassis and also screen and focus pots are in the medium position.

15.2.SYSTEM VOLTAGE ADJUSTMENTS

Inputs AC power (220V 50Hz)
PAL B/G test pattern via RF
(PAL I test pattern for PAL I TV's, SECAM D/K pattern, SECAM L/L'/K' TVs.)
Outputs Digital voltmeter to anode of D805
Display System voltage
Action Apply power. Check that the stand-by Led lights.
Select TV mode and tune to the applied test pattern via local test keyboard.
Chassis should start normally.
Adjust all analog controls (volume, bass, treble, brightness, contrast, colour) to minimum settings.
Adjust VR801 according to the following different type of CRTs.

SYSTEM VOLTAGE(B+)	TYPE OF CRT
135V±0.5V measured @anode of D805	THOMSON 28' 4:3 SF A66EHJ13X12

15.3.AFC ADJUSTMENTS

AFC is automatically adjusted from software .

15.4.FOCUS ADJUSTMENTS

Inputs AC power
PAL B/G test pattern via RF input.
Outputs Picture tube drive.
Display Picture
Action Select TV mode and tune to the signal.
Adjust focus potentiometer (the upper pot on the rear side of the FBT transformer) for optimum focusing drive.

15.5.SCREEN ADJUSTMENT (VG2 ALIGNMENT)

To adjust the screen of the TV set please follow the following steps;

Step1: Go to service menu by ;

-Press MENU button from remote controller

-Enter 4,7,2,5 from digit keys of remote controller

-You will see 7 items of SERVICE MAIN MENU

Step2:Go to VG2 STATUS item by ?? buttons and press OK button from remote controller

Step3:In that case screen will be blanked and you will see one of four items as remark on the screen UNKNOWN,INCREASE,DECREASE and OK.

Step4:If you see UNKNOWN,INCREASE,DECREASE then rotate the screen pot of FBT until you see OK indication on the screen that means that Screen of TV set properly.

15.6. 11.2.AGC (AUTOMATIC GAIN CONTROL)

In order to do AGC adjustment, enter a **60µdBV** RF signal level from channel A-12 (205.25 MHz) Select AGC EXT parameter from service menu. Set AGC parameter to zero. Note the tuner AGC voltage level. Increase AGC value until tuner AGC voltage goes 1V below noted voltage level. Check that picture is normal at 90dBµV signal level.

Min. Value: 000
Max. Value: 063

16.AK53 CHASSIS PRODUCTION SERVICE MODE ADJUSTMENTS

All system, geometry and white balance alignments are performed in production service mode. Before starting the production mode alignments, make sure that all manual adjustments are done correctly. To start production mode alignments enter the MAIN MENU and then press the digits **4, 7, 2** and **5** respectively. The following first menu appears on the screen.

SERVICE MAIN MENU	
1	VG2 STATUS
2	OPTIONS
3	GEOMETRY
4	VIDEO
5	SOUND
6	INIT NVM
7	FACTORY SET

You can go to the items in Service Menu by pressing "? /? " buttons. Selected parameter will be highlighted. In order to enter the selected parameter, press "?" button. To enter VG2 STATUS press "OK" button. In order to change the selected parameter, use "? /? " buttons. To exit the service menu press "M" button. The entire service menu parameters of AK53 CHASSIS are listed below.

16.1.OPTIONS

Select **Options** in Service main menu by pressing "? /? " buttons and press "?" button to enter **Options** menu. The following menu appears on the screen.

OPTIONS		
1	APS	OFF
2	S-VHS	OFF
3	FRONT-AV	OFF
4	EXT-3	OFF
5	BG	ON
6	DK	OFF
7	L-LP	ON
8	I	OFF
9	M	OFF
10	TXT_LANG	WEST EUROPE
11	MAX TXT PAGES	1000
12	TXT LAST PAGE	ON
13	PIP	Tuner-1
14	CRT	4 3
15	POWER ON	DIRECT
16	DIGITAL SCAN	ON
17	DNR	ON

POWER ON

Can be change between DIRECT or ST-BY says if DIRECT is selected TV starts directly whenever it switched off, if ST-BT is selected TV always first TV waits in stby mode until RC or front panel keys are pressed.

DIGITAL SCAN

If it is selected as ON , TV set works in digital scan mode, if OFF is selected TV set works in simple 100HZ mode (scan mode needs to be supported by PN300X chip)

HEADPHONE

If it is selected as ON ,headphone item in sound menu is available otherwise not.

TXT LANG

Text language change be set to West Europe, East Europe, Turkey Greek, Russian, Hebrew or Arabic.

MAX TXT PAGES

Maximum text pages can be changed by entering digit keys 10/100/1000(numbers of pages are dependent on which version of PNX300X is used)

CRT

CRT option can be changed as **4:3** or **16:9** according to picture tube.

S VHS

If S-VHS is set as ON this string is seen as AV source and also in user menu items.

FRONT AV

If FRONT-AV is set as ON this string is seen as AV source and also in user menu items.

EXT-3 INPUT

If EXT-3 is set as ON this string is seen as AV source and also in user menu items.

APS

The option of APS (Automatic Program Searching) item are ON and OFF. In order to active APS installation procedure when TV is turned for the very first time, select ON. Inorder to start TV without APS installation procedure, select OFF.

PIP

If product includes one tuner select **Tuner-1** for Echo PIP feature, If product includes two tuner select, **Tuner-2** to have live PIP feature, if product does not support all set as OFF. (PIP feature dependent on IC dependancy)

BG

For standart BG select ON othercase select OFF.

DK

For standart DK select ON othercase select OFF.

L-LP

For standart L-LP select ON othercase select OFF.

I

For standart I select ON othercase select OFF.

M

For standart BG select ON othercase select OFF.

DNR

To make DNR available in user menu and supported by IC select as ON otherwise set as OFF.


16.2.GEOMETRY

Select **Geometry** in Service main menu by pressing "? /? " buttons and press "? " button to enter **Geometry** menu. The following menu appears on the screen.


GEOMETRY		
1	EW ALIGNMENT	
2	V_SHIFT	34
3	SERVICE BLANK	OFF
4	VERT_AMP	27
5	UPPER LIN.	33
6	LOWER LIN.	94
7	VERT_S_CORR.	72
8	HOR SHIFT	89
9	HOR LINEARITY	141
10	HOR S CORR	49
11	HOR INNER PINC	32
12	HOR PAR	62
13	HOR BOW	64
14	TILT	00

PICTURE FORMATS , 4:3 FORMAT

4:3 MODE:



16:9 MODE:



V SHIFT

Apply a circle test pattern via RF ,change Vertical Shift by pressing Left/Right buttons till the test pattern is vertically centered. Horizontal line at the center of the test pattern is in equal distance both to upper and lower side of the picture tube. Check and readjust V_SHIFT item if the adjustment becomes improper after some other geometric adjustments are done.
It can be adjusted between 0 ... 63.

SERVICE BLANK

Is set ON to make vertical shift correctly centered.after adjustment of vertical shift set as OFF to unblank halfscreen of the picture.

V AMP

Apply a circle test pattern via RF ,change Vertical Size by pressing Left/Right buttons till horizontal black lines on both the upper and lower part of the test pattern become very close to the upper and lower horizontal sides of picture tube and nearly about to disappear. Check and readjust V-SIZE item if the adjustment becomes improper after some other geometric adjustments are done.
It can be adjusted between 0 ... 63.

UPPER LIN.

Change Upper Linearity by pressing Left/Right buttons till all the size of squares of the test pattern become in equal size from the top of the screen to its bottom of the whole screen. Check and readjust UPPER LIN. item if the adjustment becomes improper after some other geometric adjustments are done. (especially after than S-COR adjustment)

It can be adjusted between 0 ... 126.

LOWER LIN.

Change Lower Linearity by pressing Left/Right buttons till all the size of squares of the test pattern become in equal size from the top of the screen to its bottom of the whole screen. Check and readjust LOWER LIN item if the adjustment becomes improper after some other geometric adjustments are done.

It can be adjusted between 0 ... 126.

VERT S CORR.

Change Vertical S-Correction by pressing Left/Right buttons till the size of squares on both the upper and lower part of test pattern become equal to the squares laying on the vertical center of the test pattern. Check and readjust VERT_S_CORR. item if the adjustment becomes improper after some other geometric adjustments are done.

It can be adjusted between 0 ... 126.

HOR SHIFT

Change Horizontal Shift by pressing Left/Right buttons till the the test pattern is horizontally in equal distance both to right and left sides of the picture tube. Check and readjust HOR SHIFT item if the adjustment becomes improper after some other geometric adjustments are done.

It can be adjusted between 0 ... 255.

HOR LINEARITY

Change Linearity by pressing Left/Right buttons till all the size of squares of the test pattern become in equal size from the top of the screen to its bottom of the whole screen. Check and readjust LINRT item if the adjustment becomes improper after some other geometric adjustments are done. (especially after than S-COR adjustment)

It can be adjusted between 0 ... 255.

HOR S CORR

Change S-Correction by pressing Left/Right buttons till the size of squares on both the upper and lower part of test pattern become equal to the squares laying on the vertical center of the test pattern. Check and readjust S-COR item if the adjustment becomes improper after some other geometric adjustments are done.

It can be adjusted between 0 ... 127.

HOR INNER PINC

Apply cross hatch pattern, try to improve bendings towards tube as straight by changing this parameter. It can be adjusted between 0 ... 32.

HOR PAR

Change Horizontal Parabol by pressing Left/Right buttons till vertical lines close to the both sides of the picture frame become parallel to vertical sides of picture tube without any bending to left or to right side of the screen. Check and readjust HOR PAR item if the adjustment becomes improper after some other geometric adjustments are done. It can be adjusted between 0 ... 126.

HOR BOW

Change Horizontal Bow by pressing Left/Right buttons till the vertical lines especially ones close to the left and right sides will of equal and symmetrical bending, i.e. they together will neither be towards left side nor right side. Check and readjust HOR BOW item if the adjustment becomes improper after some other geometric adjustments are done. It can be adjusted between 0 ... 126.

TILT

Apply cross hatch pattern and look carefully top and botton of the screen and try to make in parallel to tube with the lines by playing this parameter (this feature is given most of the time with real flat tubes)

EW ALIGNMENT		
1	EW_WIDTH	213
2	EW PARABOLA	83
3	EW TRAPEZIUM	11
4	EW UPPER CORNER	31
5	EW LOWER CORNER	44
6	EW_WAVE_1	95
7	EW_WAVE_2	141
8	EW_WAVE_3	176
9	EW_WAVE_4	199
10	EW_WAVE_5	210
11	EW_WAVE_6	207
12	EW_WAVE_7	191
13	EW_WAVE_8	163
14	EW_WAVE_9	126
15	EW_WAVE_10	82

EW ALIGNMENT

To make East-West corrections first use;

- EW_WIDTH
- EW PARABOLA
- EW TRAPEZIUM
- EW UPPER CORNER
- EW LOWER CORNER

Then still needs to be a fine tuning use EW_WAVE_1...10.

EW WIDTH

It can be adjusted between 0 ... 254.

EW PARABOLA

It can be adjusted between 0 ... 127.

EW TRAPEZIUM

It can be adjusted between 0 ... 48.

EW UPPER CORNER

It can be adjusted between 0 ... 48.

EW LOWER CORNER

It can be adjusted between 0 ... 48.

*Following 10 EW adjustment parameters make geometry corrections if fine tuning is necessary in geometry, each one of 10 parameter is responsible for each different dedicated area as seen below.

										EW_WAVE_1
										EW_WAVE_2
										EW_WAVE_3
										EW_WAVE_4
										EW_WAVE_5
										EW_WAVE_6
										EW_WAVE_7
										EW_WAVE_8
										EW_WAVE_9
										EW_WAVE_10

EW WAVE 1

It can be adjusted between 0 ... 255.

EW WAVE 2

It can be adjusted between 0 ... 255.

EW WAVE 3

It can be adjusted between 0 ... 255.

EW WAVE 4

It can be adjusted between 0 ... 255.

EW WAVE 5

It can be adjusted between 0 ... 255.

EW WAVE 6

It can be adjusted between 0 ... 255.

EW WAVE 7

It can be adjusted between 0 ... 255.

EW WAVE 8

It can be adjusted between 0 ... 255.

EW WAVE 9

It can be adjusted between 0 ... 255.

EW WAVE 10

It can be adjusted between 0 ... 255.

16.3.VIDEO ALIGNMENTS

Go to Video alignments in Service menu by pressing "? /? " buttons and press "? " button to enter Video menu. The following menu appears on the screen.

4	VIDEO	
1	MAIN AGC	34
2	PIP AGC	16
3	VIDEO ADJUST	→
4	COLOR ADJUSTMENT	→
5	IF_PLL_F_F	NORMAL
6	IF_PLL_OFF_NEG	36
7	IF_PLL_OFF_POS	36

Main AGC:

Is used to change the AGC voltage.
Range 0...63

PIP AGC:

Is used to change the AGC of 2nd voltage.
Range 0...63



To go Video adjust in Service menu by pressing "? /? " buttons and press "? " button to enter Video Adjust menu. The following menu appears on the screen.

VIDEO ADJUST		
1	WHITE DRIVE	→
2	MIN BRIGHTNESS	0
3	MIN CONTRAST	15

To go WHITE DRIVE in Service menu by pressing "? /? " buttons and press "? " button to enter Video Adjust menu. The following menu appears on the screen.

WHITE DRIVE		
1	NORMAL	→
2	WARM	→
3	COOL	→

To go WHITE DRIVE Normal, Cool, Warm in Service menu by pressing "? /? " buttons and press "? " button to enter Video Adjust menu. The following menu appears on the screen.

NORMAL		
1	Red normal	198
2	Green normal	181
3	Blue normal	168

COOL		
1	Red cool	210
2	Green cool	190
3	Blue cool	200

WARM		
1	Red warm	231
2	Red warm	194
3	Red normal	185

WHITE BALANCE ADJUSTMENT

Apply WHITE test pattern via RF. Adjust brightness,contrast to maximum from picture menu.And then set the tint from picture menu according to which white drive adjustment is going to be done and then try to reach specified values by changing Normal/Cool or Warm. (has range 0...255)

To go Color Adjustment in Service menu by pressing "? /? " buttons and press "?" button to enter Video Adjust menu. The following menu appears on the screen.

Color Adjustment		
1	Y-DEL-SEC-BG	4
2	Y-DEL-SEC-DK	4
3	Y-DEL-SEC-L	4
4	Y-DEL-SEC-AV	4
5	Viddec QTHR	9
6	Viddec STHR	9

Y-DEL-SEC-BG , Y-DEL-SEC-DK , Y-DEL-SEC-L , Y-DEL-SEC-AV :

Are used to adjust Y-Delay for Secam till the colour transients on the colour bar of the pattern become as sharper and colours between transients do not mix with each other as possible.

For other standarts no need to adjust is done automatically within SW.

Sound related options:

Select Sound in Service main menu by pressing "? /? " buttons and press "?" button to enter Sound menu. The following menu appears on the screen.

Sound		
1	Bass enhancement	DUB
2	NICAM I prescale	31
3	Subwoofer	OFF
4	HEADPHONE	ON
5	EQUAL./BASS-TR	EQUALIZER
6	EQUALIZER	ON
7	BASS-TR	OFF
8	DOLBY VIRTUAL	OFF
9	TURBO SOUND	ON
10	LINE OUTPUT	OFF

Bass enhancement:

Can be switched between DBE and DUB ,DUB is used for bass enhancement for small speakers.(recommnded to use DUB)

NICAM I prescale:

Is used to adjust power outputs for NICAM I standarts, for other standarts and scart no prescale value is needed, those are automatically adjusted within SW.

Subwoofer:

If in the product subwoofer feature is available select as ON othercase select as OFF.

EQAL./BASS-TR:

To have equalizer in sound menu select this item as equalizer if want to have bass select this item as bass.

EQUALIZER:

If equalizer is desired to have this item is set as ON. Otherwise OFF is selected.

BASS-TR:

If BASS-TR is desired to have this item is set as ON. Otherwise OFF is selected.

DOLBY VIRTUAL:

If a product supports virtual dolby this item is selected as ON and is appeared in sound menu otherwise selected as OFF.

TURBO SOUND:


If Turbo Sound is desired to have this item is set as ON. Otherwise OFF is selected.(is used to enhance the bass response of TV set)







LINE OUTPUT:

If Line Output is supported by tv set then set this item as ON. Otherwise OFF is selected.(this feature is used to use external audio power amplifiers)

**GENERAL BLOCK DIAGRAM OF
DIGITAL-ONE-CHIP(DOC)-TV
11AK53**

Feature Box Module





VESTEL ELECTRONICS TV R&D GROUP

11AK53-1 SMPS

SMPS WITH ONSEMI 44608 AND
PASSIVE PFC ---DOC---


Ver. 02


Rev.

DATE
17. 11. 03

Author
CENGİZ TARHAN


Sheet
02 of 04





VESTEL ELECTRONICS TV R&D GROUP				
11AK53-1		DOC		
Ver. 02	Rev. 02	DATE 17.11.03	Author K. KIRAZ	Sheet 03 of 04

NOT: ***TUP EGİSKENLERİ



VESTEL ELECTRONICS
TV R&D GROUP

11AK53-1

DOC


Ver. 02

Rev. 02


DATE 17.11.03

Author K. KIRAZ

Sheet 04 of 04



DOC PROJECT	11FB53-2
REV NO	04
AUDIO/VIDEO SWITCHING + IF	
DESIGNED BY	K. KIRAZ
DATE	17/11/2003
SHEET 2 OF 3	VESTEL ELECTRONICS R&D - TV A/V GROUP -2003



DOC PROJECT	11FB53-2
REV NO	104
VIDEO/AUDIO/DEFLECTION/MICRO PROCESSING	
DESIGNED BY	K. KIRAZ
DATE	17/11/2003
SHEET 3 OF 3	
VESTEL ELECTRONICS R&D - TV AV GROUP -2003	

